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State Feedback Control of Multilevel Inverters
for DSTATCOM Applications
Anshuman Shukla, Student Member, IEEE, Arindam Ghosh, Fellow, IEEE, and Avinash Joshi
Abstract—In this paper, load compensation using multilevel
inverter-based distribution static compensator (DSTATCOM)
is presented. The DSTATCOM is connected to a three-phase
four-wire (3p4w) distribution system. Two different multilevel
inverter topologies are used to realize the DSTATCOM. They are
diode-clamped multilevel inverter (DCMLI) and flying capacitor
multilevel inverter (FCMLI). A compensating technique has been
derived, which uses the state feedback control to the multilevel
inverters-based DSTATCOMs. A switching strategy for the multi-
level inverters that ensures utilization of all output voltage states of
the inverter for efficient tracking of references has been proposed.
The schemes of dc-link capacitor voltage control for DCMLI and
flying capacitor voltage control for FCMLI have been discussed.
Comparative studies of performances of the two DSTATCOM
topologies are performed. The simulation studies are performed
using PSCAD/EMTDC to validate the efficacy of the proposed
control scheme.
Index Terms—Diode-clamped multilevel inverter (DCMLI), dis-
tribution static compensator (DSTATCOM), flying capacitor mul-
tilevel inverter (FCMLI), switching control.
I. INTRODUCTION
ADISTRIBUTION static compensator (DSTATCOM) is avoltage-source converter (VSC)-based shunt device, usu-
ally supported by short-time energy stored in the dc capacitor(s)
[1]. The task of the DSTATCOM is to filter out the unbalances
and distortions in the source currents caused by the loads
and at the same time forcing the source to work at a desired
power factor. For these tasks, it is preferable to perform faster
switching actions (such as the hysteresis current control) to have
a fast dynamic response, improved robustness, simplicity and a
continuously spread harmonic spectrum [1]–[3]. For medium
to high voltage applications and to meet the current and voltage
harmonic distortion standards imposed on the line side, recent
trends are to use multilevel inverters to realize the DSTATCOM
[3]–[10]. The advantages of multilevel inverters are smaller
filter size, lower switching losses, lower electromagnetic in-
terference, lower voltage stress of power semiconductors and
lower acoustic noise. These can eliminate the need of intercon-
necting transformer [4]. Besides, a multilevel compensator, in
comparison with its two level counterparts, makes more exact
formation of the compensating currents possible. It also has
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better properties under sudden changes of load making these
topologies attractive for continuous control of system dynamic
behavior and to reduce power quality problems [3]–[14].
Multilevel inverters are generally classified as diode-clamped
multilevel inverter (DCMLI), cascade H-bridge inverter and
flying capacitor multilevel inverter (FCMLI). Their applica-
tions in shunt compensations of distribution systems have been
reported in [3]–[10]. All of these carry an implicit assumption
that the source is stiff (i.e., the voltage at the point of common
coupling (PCC) is tightly regulated and cannot be influenced
by the currents injected by the shunt device). This, however,
is not a valid assumption and the compensator performance
degrades considerably with high impedance ac supplies (i.e.,
with non-stiff sources) if the same shunt algorithms used in
these are applied [1]. The cascade topology is traditionally used
and recommended for slow switching frequency applications
(switching at the fundamental frequency of the power system).
As the number of levels increases and at high switching fre-
quencies, it faces difficulty in controlling dc-link voltages and
is not very well suited as a DSTATCOM [4]–[8]. The dc-link
voltage controls of FCMLI and DCMLI at high switching
frequencies are relatively simpler and have been reported in [3]
and [9]–[13].
This paper proposes the design of a state feedback switching
controller for a five-level inverter-based DSTATCOM. The state
feedback switching controller uses linear quadratic regulator
(LQR) design that tracks the reference state trajectories. It is as-
sumed that the DSTATCOM is connected to a system having
balanced source supplying an unbalanced and nonlinear load
through a long feeder. In this paper, two different DSTATCOM
structures are considered—one based on FCMLI and the other
based on DCMLI. A comparative study of their performances
has been presented when the DSTATCOMs, in conjunction with
a feeder side filter capacitor, are used for improving the power
quality of the distribution system. The other aspects of the pro-
posal are having balanced dc-link voltages for the DCMLI and
balanced flying capacitor voltages for the FCMLI, while en-
suring the desired tracking using the proposed switching control
scheme.
II. MULTILEVEL VSCS CIRCUIT CONFIGURATIONS
For the transformerless DSTATCOMs considered in this
paper, higher-level inverter structure may be required to meet
the desired voltage profile at the PCC and to have good quality
outputs. Unfortunately, the number of achievable voltage levels
is limited due to circuit layout, cost and packaging constraints
[4]. In this paper, the five-level inverter configurations have
been considered.
0885-8977/$25.00 © 2007 IEEE
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Fig. 1. Five-level inverter leg. (a) FCMLI. (b) DCMLI.
TABLE I
SWITCHING SCHEME FOR ONE PHASE LEG OF A FIVE-LEVEL FCMLI
A. Flying Capacitor Multilevel Inverter
Fig. 1(a) shows the schematic of one leg of a three-phase five-
level FCMLI. Here, each switch consists of a power semicon-
ductor switching device with an antiparallel diode. The switches
to are complementary of to , respectively. is
the dc-link voltage and , , and are flying capacitor
voltages, regulated using a control scheme at , ,
and , respectively, to clamp each device voltage stress at
. Table I lists the switch combinations used to synthesize
five output voltage levels and the corresponding states of
the flying capacitors for . Charging a capacitor is in-
dicated by , the discharging by , while “NC” indicates nei-
ther charging nor discharging. The given switch states are for the
outgoing direction of the current waveform ( in Fig. 1). The
states ( and ) will reverse for the incoming current. It can
be seen from Table I that the structure offers multiple switch
combinations for , 0 and . As such redun-
dancies are available, one can choose a preferential switching
state for these output voltage levels that will help to maintain
the capacitor voltages constant. The operation and structure de-
tails of FCMLI can be found in [3] and [9]–[11].
B. Diode-Clamped Multilevel Inverter
Fig. 1(b) shows the schematic of one leg of a three-phase
five-level DCMLI. In this structure, the complementary switch
pairs , , , and are placed
TABLE II
SWITCHING SCHEME FOR ONE PHASE
LEG OF A FIVE-LEVEL DCMLI
differently as compared to that in FCMLI. is the dc-link
voltage and to are diodes used for clamping each device
voltage stress at . An -level DCMLI requires ca-
pacitors on the dc bus, as is evident from the figure. Table II lists
the switch states of the five output voltage levels. The DCMLI
structure has an inherent unbalancing problem among its dc-link
capacitors. This is because, net mean nonzero currents flow from
nodes 2 and 4 in Fig. 1(b) for a five-level DCMLI, resulting
in the asymmetry between the charging and discharging time
of dc capacitors. The detailed description of this phenomenon
and other structural and operational details of DCMLI can be
found in [4] and [12]–[14]. With the advent of a number of dc
capacitor voltage control schemes, the use of DCMLI is not be-
hind that of other multilevel inverters in most of the applica-
tions. This is because it has some of the desirable features such
as: 1) its dc capacitors can be easily precharged as a group, 2)
its switching control is easiest, and 3) the protection circuit re-
quired in DCMLI is least complex compared to that in other
multilevel inverters, etc. [4], [14].
III. DSTATCOM FOR NONSTIFF SOURCES
A. Compensated Distribution System Structure
The single line diagram of the 3p4w distribution system under
study is shown in Fig. 2. In this system, an unbalanced and non-
linear load is supplied by a balanced voltage source through
a feeder of impedance . The load is compensated
by a DSTATCOM based on one of the two inverters shown in
Fig. 1 and its neutral point ( , Fig. 1) is clamped to the neutral
of the distribution system. The neutral-clamped configuration
has been considered in this paper as it allows three independent
current injections. Further, if the inverter output is able to meet
the voltage profile at the PCC, the neutral-clamped inverter can
be connected without a transformer [16]. However, the configu-
ration used in [1], necessarily requires transformer(s). In Fig. 2,
is an additional external inductance that serves as a voltage
harmonic attenuator to attenuate the high-frequency voltage har-
monics that the DSTATCOM generates [6] and is its resis-
tance. The inductor is mandatory for supporting a difference
in instantaneous voltage between the PCC and the ac terminals
of the inverter to allow a finite power exchange between the in-
verter and the distribution system. Here, it is assumed that the
inverter provides sufficient voltage level to eliminate the need
of connecting transformers. A filter capacitor is connected
to the PCC to provide a path for the harmonic currents gener-
ated due to switchings, the design considerations of which can
be found in [16]. The DSTATCOM is operated to balance the
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Fig. 2. Single line diagram of a DSTATCOM compensated distribution system.
source current by injecting to cancel the harmonic com-
ponent in .
B. State Feedback Control
In this subsection, the control design is presented for the com-
pensated system shown in Fig. 2, the equivalent circuit of which
is shown in Fig. 3. Here, the nonlinear load is neglected and the
load is represented by and . is the dc-link voltage and
is a switching function generated through feedback control.
For a five-level inverter, can attain five values (i.e., ,
, 0, , and , corresponding to the five output
voltage levels of the inverter ( , , 0, , and
). Defining a state vector as
(1)
the system can be written as [1]
(2)
where is the continuous time control law from which the
switching control is generated. Assuming that we have full
control over , an infinite time linear quadratic regulator (LQR)
is designed with its control law defined as
(3)
where is the desired state vector. In an LQR problem, a
performance index is chosen as
(4)
where and are the weighting matrices that serve as design
parameters [17]. is then minimized to obtain the optimal con-
trol law . This problem is then reduced to solve the steady
state matrix Riccati equation [17] of
(5)
This equation is solved for constant real symmetric matrix .
Once is known, the gain is computed as follows:
(6)
With this gain , the control law is implemented as in (3).
Fig. 3. Equivalent circuit of a DSTATCOM compensated distributed system.
C. Generation of Reference States
To implement the control law (3), we would require refer-
ences for the four elements of the state vector. However, since
the load can change any time, generating the reference for the
load current is difficult. Hence the fourth element of the gain
matrix (as computed in (6)) is chosen as zero. As has been
shown in [1], this does not significantly alter the system perfor-
mance. A block diagram for the computation of reference states
is shown in Fig. 4. The PCC voltages , , and are mea-
sured and their positive sequence components are extracted [1].
These are the reference filter capacitor voltages and are denoted
by , , and . From these reference voltages, the refer-
ence filter capacitor currents are computed and are denoted
by , , and . The reference compensator currents ,
, and are generated from the positive sequence terminal
voltages, as indicated in (7) and [18]
(7)
where ( when the terminal volt-
ages are balanced) and . The use of this
reference generation ensures that the source currents are bal-
anced, distortion free, and in phase with the terminal voltage
[18]. The zero sequence current of the load flows from the load
neutral and the DSTATCOM dc bus neutral ( in Fig. 1) and
does not appear in the source neutral. The term plav is the av-
erage power consumed by the load and is obtained by a moving
average filter that gives a continuous measurement of the av-
erage power by averaging it over the immediate previous half
cycle. The term ploss is the additional power drawn from the ac
system to hold the dc bus voltage constant against the losses in
the inverter. It is generated through a suitable feedback control
and is defined by (8). In (8), , where is the
cycle-by-cycle average of the dc-link voltage and is its ref-
erence value. In the simplest form of feedback, a PI controller
is used to compute the ploss
(8)
Once these reference quantities are obtained, the reference
vector for each phase is obtained as follows:
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Fig. 4. Block diagram of reference quantities generation.
Fig. 5. State feedback control with a nonlinear element in the forward path.
The actual state vectors , , and are obtained from the
measurements. The control signal for each phase is then com-
puted using the reference and actual state vectors in the respec-
tive phases as given in (3).
D. Switching Control of the Five-Level Inverter
The control signal as defined by (3) is a continuous signal.
The switching decision of the VSC is constrained to be either
of , , 0, , and for a five-level inverter.
This decision is obtained from as shown in Fig. 5.
Fig. 6 shows the proposed switching scheme of the five-level
inverter. As is evident from (3), is the error (weighted by )
between the reference and actual state variables to be controlled.
Since is a 4 1 matrix, its multiplication with re-
sults in a single element. This value of is the summation of
the errors of the controlled quantities multiplied by their cor-
responding gains (elements of ). An arbitrary control signal
(corresponding to in Fig. 5) is taken and compared with four
switching bands, marked as , , , and in Fig. 6. A
total number of bands will be similarly required for an
-level inverter. The switching decisions are taken during the
band crossing of the control signal at its positive slope when
is positive and at negative slope when is negative. The
switching decisions are made each time to change the voltage
level by one step (e.g., from 0 to , or to , etc.)
at the previously defined boundaries of , , and . How-
ever, at the boundaries of , extreme output voltage levels
(i.e., at the upper boundary and at the lower
boundary) are applied for the purpose detailed in the next para-
graph. In the upper boundary regions, the output voltage state
changes from lower to higher (i.e., to ,
to 0, 0 to , and to ) and in the lower
boundary regions, from higher to lower (i.e., to ,
to 0, 0 to , and to ). These voltage
level transitions ensure that the corresponding discrete values of
(i.e., , , 0, , and ) can be obtained from
a continuous signal (Fig. 5). The switching strategy can be
understood from Fig. 6. At point , the control signal crosses
the lower boundary of with negative slope. Before this point,
the output voltage state was . Therefore, the next lower
voltage level is applied at . The control signal then
follows the path as shown and at the crossing points shown in
the figure (i.e., C, , , etc.), voltage state transition takes place
as mentioned earlier. Now, let us consider point “ ” in Fig. 6, at
Fig. 6. Switching control of a five level inverter.
which voltage transition takes place from 0 to . This tran-
sition will increase , , and in accordance with their cor-
responding gains (defined by the elements of ). This, in turn,
reduces the error between the reference and actual state vari-
ables as per (3). If is sufficient enough to force in the
opposite direction, no further voltage level transition will take
place until reaches the negative boundary regions. However,
if is not sufficient enough to force in the opposite direc-
tion, another higher voltage level transition will take place once
crosses a higher positive boundary limit. In Fig. 6, has
been able to force in the opposite direction. In this way, the
waveform of will be mostly periodic and will vary across
zero-line.
In a hysteresis current control scheme discussed in [3], two
bands were considered for a five-level inverter and fixed voltage
levels were applied in different boundary regions. However, by
using this approach, unnecessary switching occurs at the band
limits, which increases the losses in the system [2]. This can
be further justified from [3], where the switching frequency
is much higher than that in the present case (as observed in
Section IV). In another method discussed in [15] for a three-
level inverter, it was said that the current error could be con-
trolled in a single band in general (for higher level inverters
also), by selecting the output voltage levels one after another.
An outer hysteresis band was introduced optionally to allow
switching to the extreme voltage levels for rapid current error
reduction during transient conditions. However, this method of
taking only two bands will fail for higher level inverters con-
sidered in this paper. Suppose we consider the case of only
one main band and an extra band (to apply the extreme
voltage levels, Fig. 6), as discussed in [15]. Then at in Fig. 6,
the output voltage should be , irrespective of the pre-
vious output voltage state (i.e., at ). Hence, this type of output
voltage state transition may result in skipping of the interme-
diate voltage states. For example, if the voltage state transi-
tion is from 0 to , the voltage state is skipped.
This results in under utilization of the output voltage states and
over stress on the switching devices at the time of switching,
resulting in increased losses. This phenomenon is particularly
more severe for FCMLI as will be discussed in Section IV. For
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a five-level inverter, three bands will also be insufficient. From
Fig. 6, in the case of only three bands ( , , ), the output
voltage state at will be and hence the voltage state
will be skipped. This will again lead to under utilization
of the output voltage states, over stress on the switching devices
at the time of switching resulting in increased losses and bad
quality outputs. Therefore, in this paper, four bands have been
considered for a five-level inverter.
As will be described in Section IV, is mainly influenced by
the DSTATCOM injected current error due to the largest weight
allotted to it. Therefore, for determining the approximate widths
of the bands , we neglect the errors of the terminal
voltage and the filter capacitor current. In that case, the control
signal will be expressed as
(9)
Then, under this condition, the size of the band is largely de-
termined by the maximum permitted level of current distortion
(sets the maximum limits of ). In that case, the bands
can be simply defined as
(10)
Similarly, the minimum possible width of the bands is mainly
determined by the maximum allowable switching frequency of
the power devices. For that case, we assume that is contained
within the band with whatever voltage levels appearing at
the boundaries of when crosses these boundaries with a
certain sign of its slope. At any point of time, the rate of change
of the injected current is given by
(11)
where is the inverter output voltage. In (11), has been
neglected by considering that the voltage across is often
small. For a certain and (maximum allowable
switching frequency), the smallest width of
can be set by assuming that is having its maximum value
(i.e., ). Then, the minimum possible width of
can be defined as
(12)
Based on the earlier analysis, the widths of the bands
can be similarly defined. In general, for an -level inverter,
bands are required with their widths defined by
(13)
Therefore, the maximum and minimum possible widths of
the bands can be defined by (10) and (13), respectively. In a
practical circuit, in (11) is the total time delay from the
point of the ac current measurement to the switching of the
power device. This path includes the deadtime of the inverter
switches, the current measurement transducer delay and delays
through the controller and gate driver logic boards. It can be
stated from the mentioned analysis that the set of switching
bands has different zones in order to provide a reliable and ro-
bust control for an -level inverter and are also responsible for
the desired switching frequency. This gives good convergence
to the tracking band as well as good stability of tracking.
Based on the previous observations, the switching decision
can be defined for an -level inverter as
if and then
else if and then
(14)
In (14), is the current value of the switching decision,
while is its immediate past value. This can be justified
from Fig. 6 in which , , etc., shown on the horizontal axis
are the time instants at which the crossing of and the pre-
viously defined boundaries of the bands take place. It can be
seen that depending on the sign of and , the output
voltage level is either increased or decreased by , at the
crossing points. Note that the inverter holds its output voltage
level until , which it attained at . It is also to be noted
that with and with , ,
no voltage transition takes place at the crossing points. This is
because, in these regions, the control signal is heading towards
zero line, which implies that the error between the controlled
state vector and its reference value is reducing with the present
output voltage level. Hence no voltage transition is required for
this. Another point to be noted is that, no exact evaluation is
needed for , as only the sign of the slope of is needed
at the crossing points of and the band limits. At each sam-
pling instant in the measurement process, the current value of
is compared with its previous value. A positive value of this
difference indicates a positive , while the negative value
indicates a negative .
For a well known environment, such as tracking sinewaves,
the range of errors is easily bounded beforehand. Therefore, a
gain matrix can be found that will keep the control value in
the desired range [17].
IV. FCMLI-BASED DSTATCOM
In this section, the operation and simulation results of a five-
level FCMLI-based DSTATCOM are presented. The distribu-
tion system of Fig. 2, with a fundamental frequency of 50 Hz has
been considered. A balanced three-phase source with a line-to-
line rms voltage of 11 kV supplies unbalanced RL loads of (24.2
j60.5) , (12.2 j31.4) , and (48.2 j94.2) in phase ,
and respectively. A three-phase uncontrolled rectifier load
(as nonlinear load) is also connected to the load bus through a
smoothing reactor of 0.5 mH in each phase and having a load of
(100 j31.4) . The feeder impedance is (6.05 j36.26) in
each phase. The unbalanced and distorted load currents and ter-
minal (PCC) voltages of the system without any compensation
are plotted in Fig. 7.
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Fig. 7. (a) PCC voltages. (b) Source currents in the uncompensated case.
TABLE III
FIVE-LEVEL INVERTER PARAMETERS
The dc-link of the FCMLI-based DSTATCOM contains two
capacitors of 500 each (Fig. 1). A flying capacitor voltage
balancing scheme proposed in [3] has been applied here. Each
time the control signal crosses the previously defined band
boundaries, the following quantities are sensed:
• the direction of the current flowing through the inverter;
• the desired output voltage level of the inverter (Fig. 6);
• the voltage state of the flying capacitors (i.e., whether they
are overcharged, undercharged, or within limits).
Based on these observations, a most favorable switch com-
bination is chosen from Table I. This produces balanced flying
capacitor voltages as well as the desired voltage levels. For the
switching control scheme shown in Fig. 6, less bands results
in skipping of the intermediate voltage levels, as discussed ear-
lier. This phenomenon may result in flying capacitor voltage
unbalance, as a few switch combinations (corresponding to the
skipped voltage level, Table I) will not take part in controlling
the capacitor voltages. This will further deteriorate the system
performance. Therefore, bands are necessarily required
for an -level inverter.
The size of the flying capacitors can be chosen depending
on the maximum voltage stress across them, permissible
voltage variations across these capacitors and the maximum
current flowing through each of them [4], [9], [11]. Here,
for simplicity, equal size of the capacitors are taken as
, for each phase. The other param-
eters of the inverter are listed in Table III. With reference to
Fig. 2, , and are
chosen for each phase. The reference dc-link voltage is
taken 24 kV. The widths of the switching bands (Fig. 6) are
taken , , ,
[as defined in (10)]. The PI-controller parameters (8) are
and .
The compensated system is started from rest (i.e., the initial
conditions are zero). The DSTATCOM is connected at the end
Fig. 8. (a) PCC voltages. (b) Source currents. (c) UPF operation of the FCMLI-
based DSTATCOM compensated system.
of the first half cycle when the average power measurement be-
comes available. For the system considered here, the LQR per-
formance index is minimized with
where is a diagonal matrix. The two variables that are most
the important to be controlled are the current and the voltage
. The weighting matrix reflects the importance of these
states. Based on the system just discussed and the LQR param-
eters, the gain matrix is given by .
Using this feedback, the oscillatory closed-loop eigenvalues are
to the left of the line . To avoid the complexity of
forming a reference for the load current, the gain matrix is re-
stricted to . This reduced state feedback
results in a minimal shift in the closed-loop eigenvalues to the
left of . It can be seen from the response shown in
Fig. 8 that both source currents and terminal voltages become
balanced and free from harmonics once the compensator action
settles. Unity power factor (UPF) operation is also achieved and
hence the DSTATCOM fulfills the objectives set earlier. The
voltage in Fig. 8(c) has been scaled down to 0.05 times. The
voltages and currents shown in Fig. 8(a) and (b) is analyzed
using Fourier series analysis. The resulting total harmonic dis-
tortion (THD) of is 1.43% and of is 0.17%, which are
well within the limits of IEEE Std. 519–1992 [19].
Fig. 9(a) shows the dc-link and phase-a flying capacitor
voltages of the inverter. The capacitors are assumed to be
precharged to their corresponding reference values stated
above. It can be seen that and flying capacitor voltages are
balanced at their corresponding set values of 24 kV, 18 kV, 12
kV and 6 kV respectively, justifying the flying capacitor voltage
balancing scheme adopted from [3]. Once the DSTATCOM is
operational, the term ploss [as in (8)] settles within a cycle to a
small oscillating value, which is the real power required by the
inverter to keep balanced [Fig. 9(c)]. The source power
and the load power are also shown in Fig. 9(c). has
an average value of 0.032 MW and maximum and minimum
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Fig. 9. (a) DC capacitor voltages. (b) Reference current tracking. (c) Instanta-
neous powers of the FCMLI-based DSTATCOM.
Fig. 10. (a) Control signal with four bands. (b) Inverter switched output
voltage.
values of 0.044 MW and 0.02 MW, respectively, whose differ-
ences from the average value correspond to the charging and
discharging of the capacitors. These values indicate that the
average power consumed by the inverter is only 2.28% of the
load power MW). Fig. 9(b) illustrates that the injected
current tracks the reference within a half-cycle, which confirms
the robust tracking performance of the state feedback control
strategy proposed before.
Fig. 10 shows the variation of the phase-a control signal (3)
across the allotted bands and phase-a output voltage of the in-
verter. As can be seen, whenever crosses the positive bound-
aries with positive slope or negative boundaries with a negative
slope, a new output voltage level is generated [different from
its previous one, Fig. 10(b)]. Following a change in the refer-
ence, accordingly changes. The controller then outputs the
desired voltage required to follow the reference as close as pos-
sible. It should again be noted that mainly depends on the
DSTATCOM injected current error, as maximum weight has
been allotted to it. The fast recovery and good accuracy can be
appreciated. Due to the nature of the control and the inverter,
the switching frequency is not constant and varies for all the
switches of the FCMLI [1], [4]. Here, the minimum and max-
imum switching frequencies are found to be around 0.41 kHz
and 0.98 kHz, respectively. The switching frequency can be fur-
ther reduced by increasing the widths of the bands (Fig. 6).
It is to be noted that the gain matrix is designed with the pa-
rameters of phase-a of the system and is subsequently used for
Fig. 11. (a) PCC voltages. (b) Source currents. (c) Reference current tracking
with load change.
the other two phases. Since the load parameters are different for
the different phases, the algorithm can be claimed to be robust to
the variations in the load parameters. To further investigate the
effect of load change on the compensator system, the RL com-
ponent of the load is disconnected at 0.05 s in the simulation run
when the system is operating in the steady state. Therefore, after
0.05 s, the source supplies only the rectifier. At 0.1 s, the original
loading condition is restored. The system responses are shown
in Fig. 11. It can be seen that the tracking is satisfactory and
smooth with new references apart from the half cycle delay in
formulation of correct references, as is evident from Fig. 11(c).
This confirms that the controller performance is independent of
the load changes. As the tracking is good, balanced and sinu-
soidal terminal voltages and source currents are achieved also
in the changed load condition, without any significant delay or
transient [Fig. 11(a) and (b)]. It should be noted that here that
the aim of the DSTATCOM operation is not to regulate the PCC
voltage, but to make the source current balanced and distortion
free. Since the source voltage is also balanced and sinusoidal,
the fulfillment of the above aim ensures a balanced and sinu-
soidal PCC voltage. In addition, the unity power factor opera-
tion at the PCC minimizes the feeder drop. Therefore the PCC
voltage varies as the load changes in accordance with feeder
drop caused by change in the source current (Fig. 11).
For the same system conditions, a DSTATCOM is designed
and simulated with the two-level inverter structure such as
that used in [1], with three H-bridge VSCs connected to a
common dc storage capacitor. The dc capacitor is sized equiv-
alently and three equivalent single phase transformers are used
to connect the inverter to the PCC. The leakage inductance
and losses of the transformers are equivalently same as the
interface inductance and resistance used for the FCMLI-based
DSTATCOM. The same control strategy as discussed before
is applied for this case as well. The ac filter capacitors are
also taken as same. A single switching band is taken and is
equal to (Fig. 6). The voltage is applied at the upper
boundary and at the lower boundary of the band, as
crosses these boundaries. The THDs of and of this
modified system is found to be 4.6% and 1.3%, respectively.
The switching frequency is about 4.5 kHz and ploss has an
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Fig. 12. (a) Total dc-link voltage. (b) Individual dc capacitor voltages.
average value of 0.03 MW. By comparing these data with those
found in the proposed FCMLI-based DSTATCOM system, we
find that the switching frequency is considerably lesser and
also the compensator performance is much improved for the
proposed DSTATCOM. In addition, it offers less THD in both
voltages and currents for almost the same losses and therefore,
the filter size requirements are less. Therefore, for high voltage
distribution systems, an FCMLI-based DSTATCOM with the
proposed control strategy is better suited as compared to the
other existing two-level structures. Its superiority is also due to
few other factors as mentioned in Section I.
V. DCMLI-BASED DSTATCOM
In this Section, the operation and simulation results of a five-
level DCMLI-based DSTATCOM are presented. The operating
conditions and the device parameters are the same as in the
case of FCMLI-based DSTATCOM. However, here, the dc-link
contains four capacitors of each [Fig. 1(b)] and the
blocking diodes [ , , etc., in Fig. 1(b)] are correspondingly
considered of higher ratings. As discussed earlier, a DCMLI re-
quires an extra control over its dc-link because of the voltage un-
balance occurring across its individual dc-link capacitors. This
phenomena is evident from Figs. 12 and 13, in which, the opera-
tional performances of a DCMLI-based DSTATCOM (without
any extra control over its dc-link) is shown for the operating
conditions already mentioned. It is evident from Fig. 12 that
despite a balanced total dc-link voltage ( , controlled using
(8)), the four dc- link capacitor voltages drift from their refer-
ence values. The inner two capacitor voltages col-
lapse while the outer capacitor voltages increase
and may go beyond the safe limits of operation. The implication
of this phenomena is the loss of tracking, affecting the control
performance and malfunctioning of the inverter. This is further
evident from Fig. 13, where loss of tracking of the phase-c ref-
erence and injected current are shown along with the affected
phase-c terminal voltage.
To prevent the capacitor voltage imbalance, chopper circuits
as shown in Fig. 14, are preferentially used as it is more reli-
able and robust against line faults, transients, and disturbances
[4], [12]. The capacitor voltages are controlled within a band by
transferring the extra energy from the overcharged capacitor to
an inductor and then transferring it back from the inductor to the
undercharged capacitor. In Fig. 14, is used to exchange the
energy between and using the switches , and
Fig. 13. (a) Reference current tracking. (b) Terminal voltage of phase-c.
Fig. 14. Control block diagram and equivalent circuit of the chopper.
antiparallel diodes and , while exchanges the en-
ergy between and using , , , and [12].
However, using this control, the chopper current rating may be
large, which can be adjudged from the following discussion. It
is assumed that the rate of monotonic change in capacitor volt-
ages due to , , , and is small. The chopper is assumed
to restore the voltages close to at a fast rate. Therefore,
to in Fig. 14 are neglected. Suppose that at a certain instant,
is more than its reference value by , which
is the band beyond which the chopper is activated and assume
. Then, the extra energy stored
in is given as
(15)
Now, is closed until builds up, so that all of the extra
energy stored in is transferred to . Therefore, the max-
imum chopper current has the following relations:
(16)
(17)
It is evident from (17) that the chopper current rating may be
large for high value of . To reduce the current rating, a
scheme has been proposed in this paper in which the chopper
is operated with a current limit, , which is a fraction of
. The corresponding control block diagram is shown in
Fig. 14. In this scheme, in each of the chopper circuits, a switch
(such as or in the upper chopper circuit) is closed
depending upon the result of comparison of the larger of the
corresponding capacitor voltages (such as and in the
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Fig. 15. (a) Chopper current control. (b) DSTATCOM tracking performance.
Fig. 16. (a) Controlled dc capacitor voltages. (b) UPF operation. (c) Instanta-
neous powers of the DCMLI-based DSTATCOM.
upper chopper circuit) with the voltage limit .
The switch is kept closed till the chopper current ( in the
upper and in the lower circuit) reaches the predefined cur-
rent limit, . At this point, the switch is opened and is kept
open till the chopper current reduces to zero by transferring the
energy to the undercharged capacitor through an anti-parallel
diode (such as or in the upper circuit). If the capac-
itor voltage under consideration is larger than , the cycle
is repeated and continued till the capacitor voltage is close to
. In this method, the chopper current is limited to ,
which can be set at the designing stage of the chopper circuit.
Using this chopper control scheme, the DCMLI-based
DSTATCOM is simulated for , ,
and (as ).
Fig. 15(a) shows the voltage errors of and
and . It can be seen
that as one of the voltage errors moves out of band, the corre-
sponding switch is opened and closed repeatedly with a current
limit of 30 A in the corresponding direction, until voltages of
the capacitors are close to . Thereafter, the chopper is
turned off and it remains off till voltage of one of the capacitors
again crosses the band. The reference and actual injected
current waveforms of phase-c plotted in Fig. 15(b) show the
perfect tracking performance as the dc-link capacitor voltages
are balanced now. Fig. 16(a) shows the four balanced dc-link
capacitor voltages controlled using the developed chopper
control scheme. Fig. 16(b) shows the balanced and distortion
free PCC voltage and source current with UPF operation.
Fig. 16(c) shows the instantaneous powers. In this case, ploss
has an average value of 0.08 MW, which is significantly higher
than that observed for FCMLI-based DSTATCOM of the
previous section. This means that the losses occurring in the
DCMLI-based DSTAT COM are much higher. The switching
frequency of the main semiconductor devices [ , , etc., in
Fig. 1(b)] in this case is same as that observed for FCMLI,
which can be justified from Tables I and II. It can be seen
that for any voltage level output, equal number of switches are
conducting for both the inverters. Also, as the levels change
from one to another [as in Fig. 6], only two switching states
change. However, extra losses occur in DCMLI because of
the switching losses in the chopper circuits and also in the
snubber parameters of the blocking diodes [e.g., , , etc.
in Fig. 1(b)]. These extra losses add up to increased ploss
for the DCMLI-based DSTATCOM. The other implication of
the chopper circuit is that due to transfer of energy from one
capacitor to another via an inductor, the response of the dc-link
capacitor voltage control is slow. Further, as the capacitor
voltages are controlled within a band, their variations are large
for a given capacitance of the dc link. These result in relatively
poorer quality of the output controlled quantities (THDs of
is 1.99% and of is 0.23%) as compared to those in the
FCMLI-based DSTATCOM.
The simulation results confirm that the proposed DSTAT-
COMs based on a FCMLI and a DCMLI show satisfactory
results. Time response in all cases is about or less than one
cycle, which is adequate for the distribution systems.
VI. CONCLUSION
In this paper, proposals have been made for the DSTAT-
COMs based on multilevel inverters for systems with non-stiff
source. Two multilevel inverters, namely, FCMLI and DCMLI
have been considered. A state feedback control-based com-
pensating technique has been derived for the DSTATCOM.
It results in balanced and distortion free source currents and
terminal voltages. A switching strategy has been proposed
for the multilevel inverter, which ensures an efficient utiliza-
tion of all output voltage states of the inverter for tracking
the reference. A flying capacitor voltage control scheme for
the FCMLI-based DSTATCOM has been used, which results
in balanced flying capacitor voltages and at the same time
ensures that the desired output voltage level is generated. A
control scheme has been proposed for the chopper connected
to the dc link of the DCMLI-based DSTATCOM. It equalizes
the dc-link capacitor voltages while limiting the maximum
current of the chopper switches and inductors. Performance
of the DSTATCOMs has been tested through simulation of a
distribution network having unbalanced and nonlinear loads.
The simulation results confirm that the proposed DSTATCOMs
offer satisfactory performances. However, performance of the
FCMLI-based compensator is slightly better.
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